

CLAIMS

What is claimed is:

1. A digital decimation filter, including:
 2. a programmable power supply for supplying power to electronic circuits of electronic equipment;
 4. a integrator adapted to receive an input signal, the input signal including one or more frequency components;
 6. a differentiator coupled to the integrator, the differentiator including a programmable counter;
 8. a scaling unit coupled to the differentiator, the scaling unit adapted to produce an output signal; and
 10. a control unit coupled to the integrator, the differentiator, and the scaling unit, the control unit adapted to store one or more programmable frequency notches, wherein the control unit activates the programmable counter such that the output signal is a filtered version of the input signal wherein the frequency components corresponding to the programmable frequency notches are attenuated.
1. 2. The digital decimation filter of Claim 1, wherein the programmable counter is adapted to perform a function based on the input and a value stored in the differentiator, responsive to a signal from the control unit.

1 3. The digital decimation filter of Claim 2, wherein the function preformed
2 by the programmable counter is a differentiation.

1 4. The digital decimation filter of Claim 1, wherein the control unit includes
2 one or more registers, each register adapted to store a value, the value representing one of
3 the programmable frequency notches.

1 5. The digital decimation filter of Claim 4, wherein the control unit further
2 includes a data bus coupled to the registers, the data bus operable to load values from the
3 registers or store values to the registers.

1 6. The digital decimation filter of Claim 4, wherein the control unit further
2 includes:

3 a counter having a current value; and
4 one or more comparators, each comparator coupled to the counter and to
5 one of the registers, each comparator operable to compare the value stored in one
6 of the registers with the current value and produce an output, the output indicating
7 whether the value stored in the register and the current value are equivalent.

1 7. The digital decimation filter of Claim 1, wherein the scaling unit includes:
2 a register, having an input adapted to receive data from the differentiator
3 and an output;
4 a shifter coupled to the register, the shifter including a binary value,
5 wherein the shifter is operable to shift the binary value; and

6 an adder coupled to the shifter, the adder adapted to produce an output.

1 8. A method of filtering a signal, including:

2 integrating the signal to produce an integrated signal;

3 selectively differentiating the integrated signal using a programmable
4 counter to produce a differentiated signal, wherein the integrated signal is
5 differentiated according to one or more programmable frequency notches; and

6 resampling the integrated signal at a frequency lower than a clock
7 frequency.

1 9. The method of Claim 8, further including:

2 comparing a current value with one or more stored frequency notches; and

3 performing the differentiation if the current value is equal to a programmable
4 frequency notches.

1 10. The method of Claim 8, further including scaling the differentiated signal
2 to achieve a desired gain for a DC signal.

1 11. The method of Claim 10, wherein the desired gain is substantially 0 dB.

1 12. The method of Claim 10, wherein the scaling is accomplished using a
2 register, a shifter, and an add/subtract unit.

1 13. The method of Claim 8, wherein the differentiation includes:
2 loading a first value from a first register;
3 selectively multiplying the first value by two;

4 selectively adding or subtracting the first value and a second value to
5 produce a third value; and
6 storing the third value in a second register.

1 14. A delta-sigma analog-to-digital converter including:
2 a digital decimation filter, the digital decimation filter adapted to receive
3 an input and produce an output;
4 wherein the digital decimation filter includes an integrator and a
5 differentiator coupled together;
6 wherein the differentiator includes a programmable counter; and
7 wherein the programmable counter is adapted to selectively differentiate
8 an input signal according to one or more programmable frequency notches.

1 15. The delta-sigma analog-to-digital converter of Claim 14, further including
2 one or more registers adapted to store a programmable frequency notch.

1 16. The delta-sigma analog-to-digital converter of Claim 15, further including:
2 a counter having a current value;
3 a plurality of comparators, each comparator coupled to one of the registers
4 and the counter, wherein each comparator is operable to compare the value of one
5 of the registers with the current value and produce an output.

1 17. The delta-sigma analog-to-digital converter of Claim 14, further including:
2 a scaling unit coupled to the differentiator, the scaling unit operable to
3 produce an output signal, wherein the output signal is a scaled version of the
4 input.

1 18. The delta-sigma analog-to-digital converter of Claim 17, wherein the
2 scaling unit has a gain of substantially 0 dB when a DC signal is input to the delta-sigma
3 analog-to-digital converter.

1 19. The delta-sigma analog-to-digital converter of Claim 17, wherein the
2 scaling unit includes a programmable shifter operable to shift data bitwise left or right.

1 20. A signal processing apparatus, including:
2 a integrator adapted to receive an input signal, the input signal including one
3 or more frequency components;
4 a differentiator coupled to the integrator, the differentiator including a
5 programmable counter;
6 a scaling unit coupled to the differentiator, the scaling unit adapted to produce
7 an output signal; and
8 a control unit coupled to the integrator, the differentiator, and the scaling unit,
9 the control unit adapted to store one or more programmable frequency notches,
10 wherein the control unit activates the programmable counter such that the output
11 signal is a filtered version of the input signal wherein the frequency components
12 corresponding to the programmable frequency notches are attenuated.